[理工] [co] cache performance

[da0910cc (da0910cc)]

‧ The lower the CPI, the more pronounced the impact of stall
   cycles (relative penalty will be great)
‧ A higher processor clock rate leads to a larger miss penalty
請問 這兩句話的原因是甚麼@@?

謝謝回答

--
※ 發信站: 批踢踢實業坊(ptt.cc) 
◆ From: 114.34.113.182