※ 引述《tellux (寒川凝步)》之銘言：
//東傑把其中一篇報走了...只好換篇
tchsu: 35.2 Timing-Driven Placement by Grid-Warping
35.3 Faster and Better Global Placement by a
New Transportation Algorithm
elephant: Path Based Buffer Insertion
Net Weighting to Reduce Repeater Counts during Placement
Jiawei:
12.2 Navigating Registers in Placement for Clock Network Minimization
34.2 A Low-Latency Router Supporting Adaptivity for On-Chip Interconnects
Annika:
23.1 Design Methodology for IC Manufacturability Based
on Regular Logic-Bricks
23.2 Advanced Timing Analysis Based on PostOPC Extraction
of Critical Dimensions
--
沒什麼可以報的QQ
--
103 Jao-Chang Xsi,
Department of Fool Engineering
National TigerLand University,
Taipei, Taiwan.
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 140.112.48.60
※ 編輯: tellux 來自: 140.112.48.60 (06/29 13:06)
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 140.112.225.36