由 H Yi 著作 - 2008 - 相關文章
Suppose an interconnect delay fault from chip A to chip B is to be tested by
implementing the ... Recently a static timing analysis (STA) tool has ...
etrij.etri.re.kr/Cyber/servlet/GetFile?fileid=SPF-1212987038536
--
※ 發信站: 批踢踢實業坊(ptt.cc)
◆ From: 111.251.173.146