Assuming that the system clock is continously connected to both JK and D
flip-flops and their inputs are sampled on demand i.e, not at every clock
cycle, how would you do that? Plot a timing diagram to show this and indicate
the difference them if any
--
※ 發信站: 批踢踢實業坊(ptt.cc), 來自: 140.118.20.152
※ 文章網址: https://www.ptt.cc/bbs/Grad-ProbAsk/M.1434772594.A.4B5.html